A novel polarity inversion dc-dc power conversion circuit that features the high input to output step-up voltage conversion ratio characteristics is presented for high voltage DC power supply applications. The proposed circuit features the reduced voltage stresses of the components compared to those of the conventional ones. The operational principles of the proposed circuit are analyzed and comparative features are presented. The simulation results and experimental results are presented to verify the validity of the proposed circuit.
I. INTRODUCTION
High voltage power supply (HVPS) has recently expanded its applications to a variety of industries, and it became an essential part in many areas. Since the applications of HVPS has become so prevalent, they can be found in many different sectors including new composition development and plasma application for industrial, domestic, medical and military uses as well as printers. Printers, which are now a part of everyday life at work and even at home, has adapted high voltage power supply for the Laser Beam Printer (LBP) image processing system. Fig. 1 shows the conventional polarity inversion DC-DC converter for a HVPS used in the printer application. The conventional circuit, composed of single semiconductor switch, single high-voltage transformer, several diodes and several capacitors, is the well-known flyback converter which employs a voltage multiplier circuit. By incorporating voltage multiplier circuit, the diodes and capacitors with a low stress voltage can be chosen even with a high output voltage above a few KV. Because of its simple structure, it has been widely used for HVPS with a low power capacity in Watt such as printer application. It is noted that in such a printer application, a high negative output voltage with respect to the earth-ground (so called, cold-ground) level is required. The ground levels of input voltage (V in ) and the output voltage (−V o ) should be tied to meet the safety requirement.
However, the use of the high-voltage transformer in the conventional circuit requires an increased size of magnetic component, since, there should be an enough spacing between the primary windings and the secondary windings, to prevent a voltage-arch due to high output voltage above one kV. Therefore, it results in a large-window-area transformer. Also, the energy stored in the leakage inductance of the transformer is dissipated in the circuit, which results in a low power conversion efficiency. The high voltage stresses of the diodes and capacitors in the voltage multiplier results in the highprice components. These features have been a major obstacle in minimizing the size and weight of the HVPS and in reducing the cost of whole product [1] - [3] .
In this paper, a novel polarity inversion dc-dc power conversion circuit features the reduced voltage stresses of the components and the increased input-output step-up voltage conversion ratio characteristics compared to the conventional one. Instead of using a transformer, the proposed circuit utilizes magnetic components as an inductor. This results in reducing the size of magnetic components while maximizing the efficiency of power conversion. Analysis and the operational principles of the proposed circuit have been done to demonstrate the advantages of the proposed circuit. Simulation and experiment has been performed to verify the validity of 
II. OPERATIONAL PRINCIPLES
The circuit diagram of the proposed two-level polarity inversion circuit is shown in Fig. 2 The voltages across the Capacitor C 1 and C 2 have a value equal to V X .
The last two assumptions become evident from the circuit behavior that is described below in detail. 
A. Continuous Conduction Mode(CCM) Operations
Therefore, the current i Lm (t) flowing through Inductor L m is expressed as follows.
At T 1 , the current i Lm (T 1 ) can be written as follows.
where D is a duty ratio of the switch Q and T S denotes a switching period. During Mode 1, the reverse voltage of the diode D 2 , V D2 , and the Drain-to-Source voltage of the switch Q, V DS (Q), become V X . -Mode 2 [T 1 ∼ T 2 ] At T 1 , as the switch Q is turned on, the diodes D 1 and D O are turned off. Since, during Mode1, capacitor C 1 is charged and C 2 is discharged, which results in forward-biased of the diode D 2 at T 2 . Energy is stored in the magnetizing inductance via the path V in -Q -L m . Therefore, the Inductor Current i Lm (t) is expressed as
At T 2 , the current i Lm (T 2 ) can be written as
During Mode 2, the path equations (2) and (3), the voltage across the capacitors C 1 and C 2 , V X , and the ratio of the input voltage to the output voltage, V O /V in , are given by:
It should be noted that V in < V X < V O is always true, since the duty ratio D has a value between 0 and 1. 
B. Discontinuous Conduction Mode(DCM) Operations
At T 0 , current i Lm (T 1 ) can be written as 
During Mode 1, as the diode D 2 is turned on, the path 
When the switch Q is turned off at T 1 , the diode D 1 and the output diode D O are forward-biased, and the energy stored in the magnetizing inductance is discharged via the paths L m -
Therefore, the current i Lm (T 1 ) flowing through Inductor is expressed as
In Mode 2, the reverse voltage V D2 of diode D 2 and Drainto-source voltage V DS (Q) of switch Q follow the voltage V X .
At T 2 , inductor current i Lm (T 2 ) is reduced to Zero and the following equation can be derived from the equations (8) and (9): Using Eq. (8), (9), Eq. (10) can be expressed as
Where
At T 2 , all the diodes are turned off, and the voltage across the inductor and the current flowing through the inductor are reduced to 0. During Mode 3, the voltages V DS (Q), V DO , V D1 and V D2 are equal to V in , V O -V X , V X -V in and V in , respectively. When the switch Q is turned on at T 3 , Mode 1 starts again and the cycle repeats.
The voltage V X across the capacitors C 1 and C 2 and the input to output voltage ratio V O /V in can be derived from equation (10) and expressed as follow. 
As shown in Fig. 6 , the output load current I O is an average of the output diode current I DO , and satisfies the following.
When equations (8) and (13) are combined, D 2 is given by
where
When equations (12) and (14) are combined, the input to output voltage ratio V O /V in of the proposed circuit operating in DCM is given by
Equation (15) shows that high output voltage gain is obtained by L m , R L , T S . In CCM operation, the input to output voltage ratio is given by
C. N-Level Polarity Inversion DC-DC converter
In DCM operation, the input to output voltage ratio is given by
where 
III. COMPARISON TO THE CONVENTIONAL CIRCUIT

A. Polarity inversion DC-DC converter with 3-Level VS. Flyback converter using triple voltage multipliers
Compared to the conventional circuit with a voltage multiplier, the proposed polarity inversion DC-DC converter features the low voltage stresses of the components, which save the cost and volume. To prove the hypothesis, we compared the proposed DC-DC converter with 3-level polarity inversion and the flyback converter with triple voltage multiplier. Fig. 8(a) demonstrates the flyback converter using triple voltage multiplier, where the transformer turns ratio is assumed to be 1. The conventional circuit contains four less diodes compared to the proposed circuit shown in Fig. 8(b) . Although the proposed circuit consists of a greater number of components, the cost of the power converter can be actually reduced since the voltage stresses of the proposed circuit are lower than those of the conventional one. Table I shows the voltage stresses comparison of the components for each circuit. As can be seen, the duty ratio of the proposed circuit is smaller than that of the conventional one under the same input-output voltage condition. In consequence, the voltage stresses for all components in the proposed circuit, except the capacitor C 4 , remains low.
The component stresses of the conventional circuit compared to the proposal circuit versus the input-output voltage conversion ratio M, is shown in Fig. 9 . The voltage stresses of all elements except C 4 decreases in the proposed circuit as M increases. Thus, the proposed circuit is well suited in the high step-up voltage conversion application such as HVPS in LBP. It is noted that if the turns ratio of transformer in the conventional circuit is set to n, larger than one, the maximum reverse voltage of diode (D 1 , D 2 , D 3 ) and the voltage of capacitor (C 1 , C 2 , C 3 ) will increase more. Even when considering turns ratio of the transformer, it is expected that the proposed circuit is superior to the conventional one. -Duty ratio The required input output voltage ratio (V O /V in ) is 50. As shown in Table I , the duty ratio D of the proposed DC-DC converter is 0.9410, while the duty ratio D* of the flyback converter using triple voltage multipliers is 0.9607.
B. Design Considerations and Design example
-Switch
The maximum drain-to-source voltage of the switch V DS (Q) is 432V, and that of the conventional circuit V DS *(Q) is 612V.
-Diode Diodes should be selected to have the standard capacity greater than the maximum reverse voltage. The maximum reverse voltages of all diodes are 408V for the proposed circuit, while those are 612V for the flyback converter using triple voltage multiplier (Table I ).
-Capacitor Capacitors should have a greater capacity than the maximum stress voltage, considering the de-rating factor. As shown in Table I , the maximum capacitor voltages of C 1 , C 2 and C 3 are the same values of 408V, and that of C 4 is 816V, in the proposed circuit. On the other hand, in the conventional circuit, the voltages across C 1 , C 2 and C 3 are 588V, 612V and 612V, respectively.
In this design example, it seems that the proposed circuit successfully reduces the voltage stress for its components by at least 30%, compared to the conventional one. Therefore, the proposed circuit has an advantage in design which enables the use of low-cost and low-rating components, resulting in a significant cost reduction in the production of high voltage power supply. 
Item
Conventional circuit Proposed circuit n n = turns of primary side turns of secondary side -
Diode Max. reverse Vtg.
Vtg. C. Polarity Inversion DC-DC converter with 2-Level VS. Flyback converter using quadruple voltage multipliers
Even if the proposed converter is designed with the same voltage stresses of the components as those used in the conventional converter, the effect of the cost reduction can still be achieved since the number of the components is reduced compared to the conventional one in designing the HVPS. Under the specifications in the previous design example, we also compared the proposed circuit with two-level polarity inversion and the flyback converter with quadruple voltage multipliers. The proposed and flyback converters are shown in Fig. 10 .
-Duty ratio The duty ratio is 0.9608 for the proposed DC-DC converter with two-level polarity inversion, and 0.9600 for the conventional flyback converter.
-Switch
The maximum drain to source voltage V DS *(Q) and the maximum current I DS,pk of the switch are 636V and 1.275A, in the proposed circuit, while those are 612V and 1.29A, in the conventional circuit, respectively. When considering the reliability, the maximum drain-to-source voltage and the maximum current of the switch should be chosen to have greater values than 700V and 1.5A, respectively, for both circuits. In other words, the same power switch component can be selected for both circuits.
-Diode
The maximum reverse voltages of each diode for the proposed circuit are 612V, and those are 612V for the conventional circuit. Thus, the same diode component can be selected for both circuits.
-Magnetic components Instead of using a transformer, the proposed circuit utilizes magnetic components as an inductor. This results in reducing the size of magnetic components. As shown in Table I , the proposed converter can reduce approximately 30% in magnetic components.
-Capacitor The voltages across the capacitors for the proposed circuit, C 1 and C 2 are all 612V. The voltages C 1 , C 2 , C 3 and C 4 composing the conventional circuit are 588V, 612V, 612V and 612V, respectively. Except for C 1 of the conventional circuit, the capacitors which have the maximum voltage greater than 700V, should be used for both circuit.
When both converters are compared for their component voltage stresses following the specifications of the design example described above, the similar components should be used. This example clearly demonstrates that the proposed circuit can be built using one less diode and on less capacitor compared to the conventional circuit, resulting in the cost reduction.
IV. SIMULATION AND EXPERIMENTAL RESULTS
The performance of the proposed converter is verified by PSIM simulation and experimental results. The specifications of the circuit are the same as the previous design example. The proposed converter with 3-Level polarity inversion is implemented with the conditions that the inductance Lm is 531uH and the capacitances C 1 ∼C 4 , including C O are the same value of 33nF. Fig. 11 shows the simulation results for the proposed circuit with 3-Level. When a 3-level polarity inversion DC-DC converter was designed targeting the output voltage of -1200V, the simulation result showed the output voltage of -1185V. The difference between the target and simulation output voltages was approximately 15V, falling within the 5% error range of the simulation. The magnetic inductance current of the proposed Polarity Inversion DC-DC converter with 3-Level is operated in CCM. The maximum peak current is 1.1A, and the minimum current is 0.2A. The drain-source voltage switch measured is 411V. Inductor voltage is measured 24V at the switch ON time. Inductor voltage is measured -383V at the switch OFF time. Simulation results show that all the values and calculated values are within the range of 5% error of the match. Fig. 12 shows the experimental results for the proposed Polarity Inversion DC-DC converter of 3-Level. The experimental parameters are equal to the simulation parameters. The experimental waveforms of the output voltage of the converter are given in Fig. 11 , which is in good agreement with the Fig. 14 shows the comparison of the measured efficiency between the conventional converter and proposed converters. As shown in this figure, the proposed converter can achieve higher efficiency along wide load ranges (10-100%), and its efficiency at the full-load condition (16W) is as high as 87.7%.
V. CONCLUSIONS
A novel polarity inversion dc-dc power conversion circuit that has the high input-output voltage conversion ration characteristics is presented for high voltage DC power supply applications. The proposed circuit features the reduced voltage stresses of the component compared to those of the conventional ones. The operational principles of the proposed circuit are analyzed and comparative features are presented. The simple formulas and choosing the parameters of the converter elements are given. The features of this converter include high efficiency, low voltage stress on the switching elements. The computer simulation and experimental results have verified the predictions of the theoretical analysis. 
